

# DEGREE CURRICULUM COMPUTER ORGANIZATION I

Coordination: ROIG MATEU, CONCEPCIÓN

Academic year 2020-21

# Subject's general information

Subject name	COMPUTER ORGANIZATION I					
Code	102002					
Semester	1st Q(SEMESTER) CONTINUED EVALUATION					
Туроlоду	Degree	Course	Character	Modality		
	Double bachelor's degree: Degree in Computer Engineering and Degree in Business Administration and Management		1	COMMON	Attendance- based	
	Bachelor's Degree in Computer Engineering			COMMON	Attendance- based	
Course number of credits (ECTS)	6					
Type of activity, credits, and groups	Activity type	PRALAB		TEORIA		
and groups	Number of credits	3	3			
	Number of groups	5		1		
Coordination	ROIG MATEU, CONCEPCIÓN					
Department	COMPUTER SCIENCE AND INDUSTRIAL ENGINEERING					
Teaching load distribution between lectures and independent student work	Globally, the subject has 30 hours of lecturer classes developed in virtual synchronous mode, 30 hours of presential classes and 120 hours of independent student work.					
Important information on data processing	Consult <u>this link</u> for more information.					
Language	Catalan					

Teaching staff	E-mail addresses	Credits taught by teacher	Office and hour of attention
ROIG MATEU, CONCEPCIÓN	concepcio.roig@udl.cat	9	
SOLA GIMENO, JOSEP MARIA	josepmaria.sola@udl.cat	6	
TOMÁS CUÑAT, ROSA ANA	rosana.tomas@udl.cat	3	

## Subject's extra information

Subject to be held during the first semester in the first course of the degree. It belongs to the main subject of Computer Organization inside the module of Basic Training.

To follow up the subject no previous knowledge of digital circuits is required. The knowledge adquired in the post-compulsory secondary eduaction will be enough.

## Learning objectives

- Learning the ways to represent information in a computer system and the mechanisms to manage this information.
- Studying the operation of the combinational and sequential modules and their function inside a computer
- Developing of the analysis and design processes of combinational and sequential circuits.
- Solving of circuits and ability of analysing several proposal.

## Competences

University of Lleida strategic competences

Degree-specific competences

GII-FB5. Knowledge of the structure, organisation, operation and interconnection of the computer systems, the basics of programming, and its application to solve engineering problems.

GII-CR19. Ability to know, understand and evaluate computer structures and architecture, as well as the basic components which constitute them.

Degree-transversal competences

- · Ability to work in a unidisciplinary and multidisciplinary team
- •

EPS1. Capacity to solve problems and prepare and defence arguments inside the area of studies.

EPS9. Capacity for unidisciplinary and multidisciplinary teamwork.

## Subject contents

A. THEORETICAL CONTENTS

#### 1. Binary codification of the information

- 1.1. Binary codification
- 1.2. Number systems
- 1.3. Binary arithmetic
- 1.4. Signed number representation
- 1.5. Alphanumeric codes

#### 2. Logic functions

- 2.1. Switching algebra
- 2.2. Logic gates
- 2.3. Logic functions
- 2.4. Minimization of logic functions
- 2.5. Incompletely specified functions

#### 3. Combinational circuits

- 3.1. Two level gate structures
- 3.2. Analysis and design of combinational circuits.
- 3.3. Combinational systems.
- 3.3.1. Decoder
- 3.3.2. Encoder
- 3.3.3. Multiplexer
- 3.3.4. Demultiplexer
- 3.3.5. Comparator

#### 4. Sequential circuits

- 4.1. Basic memory cell
- 4.2. Flip-flops
- 4.3. Direct set/reset
- 4.4. Analysis aof sequential circuits
- 4.5. Design of sequential circuits
- 4.6. Basic sequential systems
  - 4.6.1.Registers
  - 4.6.2.Counters

#### **B. PRACTICAL CONTENTS**

Design of digital circuits using the ISIS PROTEUS simulator.

Practical activities:

- Design of a combinational circuit to carry out a specific function. (Theme 3)
- Design of a sequential circuit that passes for a predetermined sequence of states. (Theme 4)

## Methodology

Classes are divided in different groups: theoretical group (Teoria virtual), where they attend all the students of the subject and problems/practices group (PraLab) where there only attend part of the students. The contents of the different kind of groups are divided in the following way:

Teoria virtual: They are expositive classes where they are shown the main contents on the subject in a virtual synchronous mode through the video conference tool in the virtual campus.

PraLab: they are classes to solve exercices related to the contents exposed in the Teoria virtual classes, in a participative and interactive way. PraLab classes are developed in presential mode.

## Development plan

Week Description		Activity GG	Activity GM	
1	Binary codification of the information. Logic functions	Presentation of the subject. Switching algebra.	Binary codification. Number systems.	
2	Binary codification of the information. Logic functions	Logic gates.	Binary arithmetic	
3	Binary codification of the information. Logic functions	Representation of logic functions.	Signed number representation. Alphanumeric codes.	
4	Logic functions	Minimization of logic functions.	Exercises of logic functions.	
5	Logic functions	Incompletely specified functions	Exercises of logic functions.	
6	Combinational circuits	Two level gate structures	Exercises of logic functions.	
7	Combinational circuits	Analysis and design of combinational circuits.	Exercises of combinational circuits	
8	Combinational circuits	Combinational systems.	Exercises of combinational circuits	
9	Partial evaluation activities.	First partial exam		
10	Combinational circuits	Combinational systems.	Exercises of combinational circuits	
11	Sequential circuits	Basic memory cell	Practice of combinational circuits	
12	Sequential circuits	Flip-flops	Exercises of sequential circuits.	
13	Sequential circuits	Analysis of sequential circuits	Exercises of sequential circuits.	
14	Sequential circuits	Design of sequential circuits	Exercises of sequential circuits.	
15	Sequential circuits	Basic sequential systems	Practice of sequential circuits.	
16 i 17	Partial evaluation activities.	Second partial exam		
18	Seminars			
19	Recuperation evaluation activities.	Recuperation exam, if needed.		

## Evaluation

Acr.	Evaluation activity	Weighing	Minimum mark	In group	Compulsory	Recoverable
P1	Exam 1 <sup>er</sup> Partial	30%	NO	NO	YES	YES
P2	Exam 2 <sup>on</sup> Partial	50%	NO	NO	YES	YES
PRA	Practices	20%	NO	YES (<=2)	YES	NO
<b>FINAL_MARK</b> = maximum(30% P1 + 50% P2, 80% P2) + 20% PRA To pass the subject it is necessary that FINAL_MARK is greater than or equal to 5.						

In the case of not passing the subject, there is the option to do a recuperation exam. In this case the FINAL\_MARK is calculated as:

N\_rec: mark of the recuperation exam

FINAL\_MARK = 80% N\_rec + 20% N\_Pr

## Bibliography

- · Lloris A., Prieto A., Parrilla L. Sistemas digitales. McGraW-Hill.
- · Floyd T. Fundamentos de sistemas digitales. Prentice-Hall.
- · Hammacher C., Vranesic Z., Zaky S. Organización de computadores (5ª edición). McGraw-Hill.
- · Ercegovac M.D., Lang T. Digital Systems and Hardware/Firmware Algorithms. Jhon Wiley and Sons.
- · Gascón M., Leal A., Peinado B. Problemas pràcticos de diseño lògico. Paraninfo.